



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/883,386	06/19/2001	Son H. Lam	219.40057X00	1333

7590 01/26/2005

Schwegman, Lundberg, Woessner & Kluth P.A.  
c/o Anne Richards  
1600 TCF Tower  
121 S. 8th Street  
Minneapolis, MN 55402

EXAMINER
----------

ELAMIN, ABDELMONIEM I

ART UNIT	PAPER NUMBER
----------	--------------

2116

DATE MAILED: 01/26/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

**Application No.**

09/883,386

**Applicant(s)**

LAM, SON H.

**Examiner**

A Elamin

**Art Unit**

2116

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 08 October 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-16 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-16 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

**DETAILED ACTION**

***Claim Rejections - 35 USC § 102***

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. *Claim 6-9, 12-14*, are rejected under 35 U.S.C. 102(b) as being anticipated by Huang, US. Pat. No. 6,009,521.

3. Claims 6, Huang teaches an apparatus for fault resilient booting [*title, abstract*], comprising:

a first processor designated as a bootstrap processor [*step 110 of Fig. 3*];

a latch for turning off said bootstrap processor [*latch 18 of Fig. 2*];

a control unit [*management processor 16 of Fig. 2*] for providing control signals for setting said latch, for resetting said latch and for controlling additional processors [*col. 4, lines 27-38, col. 5, lines 47-56*].

4. Claims 7, 8, 12 and 14, Huang teaches a timer providing a signal indicating that a predetermined time has expired, which is applied to said latch to set said latch [*step 117 of Fig. 3, col. 2, lines 26-31, col. 4, line 66 thru col. 5, line 3, col. 6, lines 4-6*];

said control unit providing a first signal to said latch for setting said latch, a second signal applied to said latch for resetting said latch, a third signal for controlling other processors and a fourth signal for resetting the timer [*col. 4, lines 27-38, 66 thru col. 5, line 3, 47-56*].

Art Unit: 2116

5. Claim 9, Huang teaches the bootstrap processor is considered to fail if said timer is not reset before reaching said predetermined time [*col. 2, lines 26-31*].

6. Claim 13, Huang teaches said first signal from said control unit is generated when said bootstrap processor fails a power-on self-test or a built-in self-test [*col. 5, lines 35-45*].

***Claim Rejections - 35 USC § 103***

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 10-11 and 15-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Huang, US. Pat. No. 6,009,521.

9. Claim 10, Huang fails to teach said control unit includes a system I/O chip.

Official notice is taken that both the concept and the advantages of I/O chip is old and well known in the art.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Huang to include an I/O chip, because it provides I/O terminals and control logic for commonly used legacy peripheral devices such as keyboards, IDE drives, IEEE parallel ports, serial communication ports.

10. Claims 11 and 15, Huang fails to teach the apparatus is part of an appliance Server management System.

However, Examiner asserts that these types of limitations are considered field of use, and are not patentably distinct. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use the method of Huang in an appliance Server management System, because if a bootstrap processor failed the system will assign a new working processor as the bootstrap processor [*see Huang, col. 1, lines 40-60*].

11. Claim 16, Huang teaches said control unit causes another processor to become the bootstrap processor when said bootstrap processor is disabled by said latch [*Figs 2 and 3, col. 4, lines 27-52*].

12. **Claims 1-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Natu, US. Pat. No. 5, 5,790,850 in view of Huang, US. Pat. No. 6,009,521 .**

13. Claim 1, Natu teaches a method of a fault resilient booting in a multiprocessor system [*title, abstract*], comprising:

designating one processor as a bootstrap processor [*Step 110 of Fig. 2A, col. 3, lines 44-45*];

testing the bootstrap processor to verify that it will run BIOS code [*col. 3, lines 48-51*];

testing during a POST the operation of said bootstrap processor [*Fig. 2A, col. 3, lines 44-50*];

testing during BIST the operation of said bootstrap processor [*Fig. 2A, col. 3, lines 54-57*];

assigning the bootstrap process to another processor if said bootstrap processor fails a test [*Fig. 2A, col. 3, lines 60-62*];

said steps being implemented in an appliance server management system [*title, abstract*].

Natu fails to teach setting a latch for disabling said bootstrap processor if the testing indicates failure.

Huang teaches a system for assigning bootstrap processor in a multiprocessor computer [*title, abstract*], comprising setting a latch for disabling bootstrap processor if the testing indicates failure [*latch 18 of Fig. 2, abstract, col. 4, lines 26-38*].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Natu to include setting a latch for disabling bootstrap processor if the testing indicates failure, because it identifies and labels the failed bootstrap processor as inoperative [*see Huang, col. 5, lines 23-28*].

14. Claim 2, Huang teaches a timer which indicates a failure if the bootstrap processor is not reset within a predetermined period [*step 117 of Fig. 3, col. 2, lines 26-31, col. 4, line 66 thru col. 5, line 3, col. 6, lines 4-6*].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Natu to include a timer which indicates a failure if the bootstrap processor is not reset within a predetermined period, because it indicates unsuccessful bootstrapping and hence, the system will initiate a second reset operation and assign the bootstrapping function to another processor [*col. 5, lines 13-19*].

15. Claim 3, Huang teaches failure in the second or third testing step also causes said latch to be set [*col. 2, lines 65-66*].

16. Claims 4-5, Natu teaches the testing steps are controlled by a controller [*abstract*].

***Conclusion***


Any inquiry concerning this communication or earlier communications from the examiner should be directed to A Elamin whose telephone number is (571) 272-3674. The examiner can normally be reached on MON-FRI 9:30 AM - 6:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Browne can be reached on (571) 272-3670. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

A Elamin  
Primary Examiner  
Art Unit 2116

January 24, 2005



**A. ELAMIN  
PRIMARY EXAMINER**